Principal ASIC Design Verification Engineer

BLUE ORIGIN

. Lead verification for chip-level and complex subsystems through sign-off .

Posted 10/19/2026full-timeUnited StatesLead💰 $269,175 - $376,844 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates extensive expertise in ASIC and SoC functional verification, with a strong focus on SystemVerilog and UVM testbench development. Proven ability to lead verification strategies, mentor engineers, and contribute to advanced verification methodologies, including AI-enabled platforms.

Highest-signal resume keywords

ASIC Functional VerificationSystemVerilog ExpertiseUVM Testbench DevelopmentVerification Technical Lead ExperienceFormal Verification on Production Silicon

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Metric-Driven VerificationGate-Level SimulationTiming-Aware DebugC-Based Stimulus DevelopmentAI and ML Tooling Application

Soft Skills

Mentoring EngineersCollaboration with Global Teams

Tools & Technologies

Verification EnvironmentsReference ModelsSimulation Tools

Industry Keywords

SoCDSP HardwareWireless Communication SystemsModemBeamforming Logic

About the role

Key responsibilities & impact

Lead verification for chip-level and complex subsystems through sign-off
Collaborate with global engineering teams
Own verification strategy, test plans, and measurable coverage goals across assigned subsystems and SoC
Identify verification gaps, propose methodology changes, and implement them across the verification organization
Serve as subject-area expert, set technical direction, and resolve escalated verification problems
Architect reusable verification environments, reference models, and infrastructure spanning IP, subsystem, and SoC levels
Drive regression health, coverage closure, and sign-off readiness across simulation and formal results
Review testbench architecture and debug approaches
Mentor engineers in verification methodology
Partner with design, architecture, and modeling teams to align verification with program milestones
Support TeraWave's first in-house silicon program, including a high-throughput modem and DSP-intensive digital beamformer targeted for first tapeout in 2027
Contribute to an AI-enabled verification platform with LLM-assisted stimulus and testbench generation, automated regression triage and failure clustering, and data-driven coverage closure

Requirements

What you’ll need

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field, or equivalent experience
Minimum 12 years of professional experience in ASIC or SoC functional verification
Hands-on expertise in SystemVerilog and UVM testbench development
Experience with metric-driven verification
Experience as verification technical lead on at least one taped-out silicon program
Willingness to travel up to 10 percent to other team locations
Recognized depth in at least one verification specialty applied on production silicon programs
Formal verification experience on production silicon, including connectivity, register maps, arbitration, CDC, or security properties
Gate-level simulation experience, including timing-aware and post-layout runs and debug
Verification background in wireless or wired communication systems, including modem, baseband, PHY, or DSP hardware
Experience verifying LDPC, FEC, framing, or beamforming logic using bit-accurate reference models and fixed-point analysis
Experience developing C-based or portable stimulus for SoC, CPU boot, and firmware-driven scenarios
Experience applying AI, ML, or LLM tooling to stimulus generation, regression triage, or coverage analysis
Must be a U.S. citizen or national, U.S. permanent resident, or lawfully admitted refugee or asylee
Required to complete Blue's Standard Background Check

Benefits

Comp & perks

Medical, dental, and vision insurance
Basic and supplemental life insurance
Paid parental leave
Short- and long-term disability
401(k) with a company match of up to 5%
Education Support Program
Stock options for all regular employees working at least 20 hours/week
Up to four weeks of paid time off per year based on weekly scheduled hours
Up to 14 company-paid holidays
Potential benefits and bonuses based on role type, job level, individual contributions, and company results; not guaranteed
Equal employment opportunity and affirmative action workplace