Principal Modem PHY IP Design Engineer

BLUE ORIGIN

. Design and develop modem PHY IP for TeraWave ASIC and prototyping platforms .

Posted 10/20/2026full-timeUnited StatesLead💰 $269,175 - $376,844 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in modem PHY design and development, with a strong foundation in digital communications theory and algorithm implementation for ASIC and FPGA platforms. Proficient in performance analysis, debugging, and cross-functional collaboration to drive execution in fast-paced environments.

Highest-signal resume keywords

Modem PHY DesignDigital Communications TheoryMATLAB ProficiencyFPGA ImplementationAlgorithm Translation

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Modem PHY DevelopmentDSPChannel EstimationEqualizationFEC IntegrationMIMO TechniquesFixed-Point AnalysisSynchronization AlgorithmsAdaptive ModulationPerformance Analysis

Soft Skills

Analytical SkillsProblem-SolvingCross-Functional Collaboration

Tools & Technologies

MATLABPythonC/C++

Certifications & Qualifications

U.S. Citizenship or Permanent ResidencyBlue’s Standard Background Check

Industry Keywords

Wireless CommunicationsASIC DevelopmentFPGA PrototypingModulation/DemodulationImpairment Mitigation

Tech Stack

Tools & technologies

PythonC++

About the role

Key responsibilities & impact

Design and develop modem PHY IP for TeraWave ASIC and prototyping platforms
Contribute to PHY algorithm development and hardware architecture for modulation/demodulation, synchronization, channel estimation/tracking, equalization, FEC integration, MIMO/beamforming, and impairment mitigation/calibration
Translate system and link requirements into implementation-ready PHY block specifications
Develop floating-point, fixed-point, and bit-accurate models for modem PHY functions
Perform performance analysis and trade studies across throughput, latency, area, and power
Work with architecture and RTL teams to partition algorithms into efficient hardware implementations
Support interface definition and subsystem integration for PHY IP within the modem/baseband architecture
Collaborate with verification teams to define test strategies, reference models, and coverage plans
Analyze simulation, emulation, FPGA, lab, and silicon data to debug design issues and improve PHY performance
Support bring-up and validation of modem PHY features in FPGA prototypes and silicon
Document design assumptions, architecture decisions, performance results, and implementation details
Work with internal teams and external design partners to drive execution

Requirements

What you’ll need

Bachelor’s degree in Electrical Engineering, Computer Engineering, Applied Mathematics, Physics, or related technical field
10+ years of experience in wireless communications, modem PHY design, DSP, or ASIC/FPGA-based baseband development
Strong background in digital communications theory and modem implementation
Experience in several of: OFDM and/or single-carrier systems; synchronization algorithms; channel estimation and equalization; adaptive modulation and coding; FEC such as LDPC, Polar, Turbo, or BCH; fixed-point analysis and quantization; MIMO or beamforming techniques
Proficiency with MATLAB, Python, C/C++, or similar tools for modeling and simulation
Experience translating algorithms into hardware-oriented architectures for ASIC or FPGA implementation
Strong analytical, debugging, and problem-solving skills
Ability to work across cross-functional teams in a fast-paced development environment
Applicants must be a U.S. citizen or national, U.S. permanent resident, or lawfully admitted into the U.S. as a refugee or granted asylum
Blue’s Standard Background Check required

Benefits

Comp & perks

Medical insurance
Dental insurance
Vision insurance
Basic and supplemental life insurance
Paid parental leave
Short- and long-term disability
401(k) with a company match of up to 5%
Education Support Program
Stock Options for all regular employees working at least 20 hours/week
Paid Time Off: up to four weeks per year based on weekly scheduled hours
Up to 14 company-paid holidays
Potential role- and job-level-dependent benefits and bonuses