Senior Avionics FPGA Design & Verification Engineer

BLUE ORIGIN

. Develop vehicle avionics centered on FPGAs for vehicle control, operation, and system-interface processing .

Posted 9/23/2026full-timeUnited StatesSenior💰 $144,179 - $219,522 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in digital design and SoC architecture, with a strong focus on FPGA development for high-reliability avionics systems. Proficient in RTL implementation, verification techniques, and integration of complex digital systems for aerospace applications.

Highest-signal resume keywords

Digital DesignSoC ArchitectureFPGA DevelopmentRTL ImplementationUVM Verification

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

SystemVerilogVerilogDigital TimingSynthesis ToolsSimulation and DebuggingFPGA Tool FlowCode Coverage MetricsHigh-Speed Serial InterfacesRadiation-Tolerant DesignFormal Verification

Soft Skills

CollaborationTroubleshootingDocumentation

Tools & Technologies

QuestasimPythonTclPerl

Certifications & Qualifications

Blue’s Standard Background Check

Industry Keywords

AvionicsSpaceflight VehiclesAerospaceMission-Critical ApplicationsDO-254MIL-STD-883NASA EEE-INST-002

Tech Stack

Tools & technologies

PerlPython

About the role

Key responsibilities & impact

Develop vehicle avionics centered on FPGAs for vehicle control, operation, and system-interface processing
Design, develop, and verify high-performance avionics hardware for spaceflight vehicles
Drive requirements definition, modeling, analysis, design, testing, and production release of on-vehicle systems
Define electronic requirements and architecture concepts
Perform detailed design development, design verification, and testing
Follow avionics designs through formal verification, environmental qualification, and release
Participate in integration and flight-support activities
Design digital hardware architectures for high-reliability satellite avionics
Create and implement RTL code for critical SoC blocks and interfaces
Optimize architectures for performance, power, and cost
Collaborate on design verification for robust and reliable designs
Apply assertion-based, UVM, and/or constrained-random verification techniques
Support prototype development for early validation
Document design specifications, architecture decisions, and implementation details
Participate in design reviews and cross-functional technical discussions
Troubleshoot and debug complex digital design issues
Implement interfaces between digital hardware and firmware/software
Research and evaluate architectural approaches for evolving requirements

Requirements

What you’ll need

B.S. or higher in Electrical Engineering, Computer Engineering, or a related discipline
7+ years of experience in digital design and SoC architecture
Proficiency in SystemVerilog or Verilog for RTL implementation
Experience with SoC integration and interface design
Understanding of digital timing and synchronization concepts
Knowledge of industry-standard bus protocols such as AXI and AHB
Familiarity with synthesis tools and RTL-to-gates methodology
Experience with simulation and debugging of complex digital systems
Strong background in FPGA and FPGA tool flow
Solid knowledge of simulation-based testing using Questasim and evaluation of code coverage metrics
Applicants must be a U.S. citizen or national, U.S. permanent resident, or lawfully admitted U.S. refugee or asylee
Required Blue’s Standard Background Check
Preferred: Master’s or PhD in Electrical Engineering, Computer Engineering, or related discipline
Preferred experience developing avionics or electronics for space, aerospace, harsh-environment, or mission-critical applications
Preferred experience with radiation-tolerant or radiation-hardened FPGA/SoC design techniques
Preferred hands-on experience with space-grade or aerospace-qualified FPGAs
Preferred proficiency with UVM, Constrained Random Verification, and/or Assertion-Based Verification
Preferred experience with high-speed serial interfaces such as SpaceWire, SERDES, JESD204, and PCIe
Preferred familiarity with DO-254, MIL-STD-883, or NASA EEE-INST-002
Preferred hardware/software co-design and firmware integration experience with embedded processor cores
Preferred scripting and automation experience with Python, Tcl, or Perl
Preferred experience with formal verification methods and tools

Benefits

Comp & perks

Medical, dental, and vision insurance
Basic and supplemental life insurance
Paid parental leave
Short- and long-term disability
401(k) with company match of up to 5%
Education Support Program
Stock options for all regular employees working at least 20 hours/week
Up to four weeks of paid time off per year based on weekly scheduled hours
Up to 14 company-paid holidays
Potential role- and level-dependent benefits and bonuses