Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Boeing

ASIC/FPGA Verification Engineer – Associate, Experienced, Lead

Boeing

. Develop state-of-the-art digital ICs and SoCs for critical Boeing programs .

Posted 10/13/2026full-timeEl Segundo • California • United StatesSenior💰 $85,850 - $171,350 per yearWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in ASIC/FPGA verification processes, including proficiency in SystemVerilog and UVM, along with the ability to design self-checking testbenches and develop functional coverage models. Familiarity with cross-functional collaboration and compliance with U.S. export control regulations is essential.

Highest-signal resume keywords
ASIC/FPGA Verification ProcessesSystemVerilog ProficiencyUVM Verification Environment DesignObject-Oriented Programming PrinciplesFunctional Coverage Model Development

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
ASIC/FPGA VerificationSystemVerilogUVMTest Plan ImplementationObject-Oriented ProgrammingFunctional Coverage ModelsCode Coverage AnalysisFPGA PrototypingWaveform Debug ToolsLinux Proficiency
Soft Skills
CollaborationCommunication
Tools & Technologies
SVNCVSGitPalladiumMakePerlPython
Certifications & Qualifications
U.S. Security Clearance EligibilityU.S. Citizenship
Industry Keywords
Digital ICsSoCsHigh-Speed SerDes InterfacesJESD204CPCIeEthernetSpace-Based Design TechniquesRadiation Mitigation

Tech Stack

Tools & technologies
LinuxPerlPythonSubversion

About the role

Key responsibilities & impact
  • Develop state-of-the-art digital ICs and SoCs for critical Boeing programs
  • Design and implement ASIC/FPGA verification environments using UVM and SystemVerilog
  • Develop self-checking and reusable testbenches using object-oriented programming principles
  • Build UVM drivers, monitors, predictors, and scoreboards
  • Create functional coverage models and conduct code coverage analysis
  • Set up regression tests, collect coverage metrics, and track verification progress
  • Assist with FPGA-based prototyping and validation
  • Collaborate with cross-functional, design, and systems engineering teams
  • Support ASIC/FPGA design and verification for electronics built in El Segundo and other Boeing sites

Requirements

What you’ll need
  • Bachelor's degree or equivalent in engineering, engineering technology, computer science, engineering data science, mathematics, physics, or chemistry
  • Proven experience in ASIC/FPGA verification processes
  • Familiarity with ASIC/FPGA verification architecture using SystemVerilog/UVM
  • Proficiency in SystemVerilog and SystemVerilog Assertions
  • Experience implementing test plans
  • Understanding of object-oriented programming principles, including inheritance and polymorphism
  • Ability to design self-checking and reusable testbenches
  • Experience developing functional coverage models and achieving code coverage closure
  • Ability to establish accurate and verifiable ASIC/FPGA-level specifications with design and systems engineering
  • Familiarity with waveform debug tools
  • Experience with SVN, CVS, or Git
  • Proficiency in Linux environments
  • U.S. Person status required for U.S. export control compliance
  • Ability to obtain a U.S. security clearance; U.S. citizenship required by the U.S. Government for clearance
  • Employer will not sponsor employment visas
  • Associate level: typically 2+ years' related work experience or equivalent combination of technical education and experience
  • Experienced level: 5+ years' related work experience or equivalent combination of education and experience
  • Lead level: 9+ years' related work experience or equivalent combination of education and experience
  • Preferred: master's degree in EE, computer engineering/science, or related field
  • Preferred: hardware-based integration and test of ASIC/FPGA designs
  • Preferred: hardware emulator experience, especially Palladium
  • Preferred: high-speed SerDes interfaces such as JESD204C, PCIe, and Ethernet
  • Preferred: Make, Perl, or Python scripting
  • Preferred: space-based design techniques and radiation mitigation
  • Preferred: history of first-pass ASIC design success

Benefits

Comp & perks
  • Relocation based on candidate eligibility
  • Referral bonus eligibility
  • Competitive base pay and variable compensation opportunities
  • Health insurance
  • Flexible spending accounts
  • Health savings accounts
  • Retirement savings plans
  • Life and disability insurance programs
  • Paid and unpaid time away from work
  • First-shift schedule