ASIC/FPGA Verification Engineer – Associate, Experienced, Lead

Boeing

. Develop state-of-the-art digital ICs and SoCs for critical Boeing programs .

Posted 10/13/2026full-timeEl Segundo • California • United StatesSenior💰 $85,850 - $171,350 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in ASIC/FPGA verification processes, including proficiency in SystemVerilog and UVM, along with the ability to design self-checking testbenches and develop functional coverage models. Strong collaboration skills with cross-functional teams and a solid understanding of object-oriented programming principles are essential.

Highest-signal resume keywords

ASIC/FPGA VerificationSystemVerilog ProficiencyUVM ImplementationObject-Oriented ProgrammingFunctional Coverage Models

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

ASIC/FPGA Verification ProcessesSystemVerilog AssertionsTest Plan ImplementationSelf-Checking TestbenchesCode Coverage AnalysisRegression TestingFPGA PrototypingWaveform Debug ToolsLinux ProficiencyVersion Control (SVN, CVS, Git)

Soft Skills

CollaborationCommunication

Certifications & Qualifications

U.S. Security ClearanceU.S. Person Status

Industry Keywords

Digital ICsSoCsPhased ArraysSatellite SystemsComputing EquipmentNetworking EquipmentFlight Computers

Tech Stack

Tools & technologies

LinuxSubversion

About the role

Key responsibilities & impact

Develop state-of-the-art digital ICs and SoCs for critical Boeing programs
Design and implement ASIC/FPGA verification environments using UVM and SystemVerilog
Develop self-checking, reusable testbenches using object-oriented programming principles
Build UVM drivers, monitors, predictors, and scoreboards
Create functional coverage models and conduct code coverage analysis
Set up regression tests, collect coverage metrics, and track verification progress
Assist with FPGA-based prototyping and validation
Collaborate with cross-functional, design, and system engineering teams
Support ASIC/FPGA design and verification for electronics built in El Segundo and at other sites
Work on products including digitally beamformed phased arrays, satellite systems, computing and networking equipment, and flight computers

Requirements

What you’ll need

Bachelor's degree or equivalent in engineering, engineering technology, computer science, engineering data science, mathematics, physics, or chemistry; non-US equivalent qualifications accepted
Proven experience in ASIC/FPGA verification processes
Familiarity with ASIC/FPGA verification architecture using SystemVerilog/UVM
Proficiency in SystemVerilog and SystemVerilog Assertions
Experience implementing test plans
Understanding of object-oriented programming principles, including inheritance and polymorphism
Ability to design self-checking and reusable testbenches
Experience developing functional coverage models and achieving code coverage closure
Ability to establish accurate and verifiable ASIC/FPGA-level specifications
Familiarity with waveform debug tools
Experience with SVN, CVS, or Git
Proficiency in Linux environments
Experienced Level 3: 5+ years of related work experience or equivalent education and experience
Lead Level 4: 10+ years of related work experience or equivalent education and experience
U.S. Person status required for U.S. export control compliance
Ability to obtain a U.S. Security Clearance; U.S. citizenship required by the U.S. Government
Interim and/or final U.S. Secret Clearance required post-start
Employer will not sponsor employment visas
Must comply with post-offer drug and alcohol testing when applicable

Benefits

Comp & perks

Relocation based on candidate eligibility
Health insurance
Flexible spending accounts
Health savings accounts
Retirement savings plans
Life and disability insurance programs
Paid and unpaid time away from work
Referral bonus eligibility
Variable compensation opportunities
First shift schedule