ASIC DFT Engineer

Broadcom

. Lead DFT programs from chip-level specification through implementation, verification, and product release to production .

Posted 11/11/2026full-timeUnited StatesMid-LevelSenior💰 $109,700 - $175,500 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in DFT architecture and implementation, including Scan, BIST, and ATPG, while effectively collaborating with cross-functional teams to enhance silicon yield and quality. Proficient in EDA tools and scripting for automation, with a strong foundation in digital and analog circuit design.

Highest-signal resume keywords

DFT Architecture And ImplementationEDA Tools ProficiencyVerilog Coding And Testbench DevelopmentScripting And Automation (Python, TCL, C++)Silicon Yield And Quality Improvement

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

DFT ArchitectureScan InsertionBISTATPG Pattern GenerationVerilog CodingTestbench DevelopmentSilicon ManufacturingDevice PhysicsStatistical Process ControlData Analysis

Soft Skills

Problem-SolvingCross-Functional CommunicationProject Management

Tools & Technologies

DFT CompilerTestKompressTetraMaxFastScanATE Testing

Industry Keywords

ASICSoC DFT ActivitiesSilicon Bring-UpMemory And Logic BISTIJTAG/IEEE 1687IEEE 1149.1/1149.6Advanced Process NodesIn-Field Testing Solutions

Tech Stack

Tools & technologies

PythonC++

About the role

Key responsibilities & impact

Lead DFT programs from chip-level specification through implementation, verification, and product release to production
Participate in all phases of SoC DFT activities, including DFT architecture, test insertion, verification, pattern generation, coverage improvement, post-silicon debug, and yield improvement
Define DFT specifications for ASICs based on Broadcom and customer DFT feature requirements and DPPM goals
Implement DFT architectures including Scan, MBIST, TAP, LBIST, IO, SerDes, and IP DFT integration
Perform ASIC/chip-level ATPG and verification and bring up ATE test patterns
Collaborate with STA and design integration engineers for timing and design closure
Generate, verify, and debug test vectors before tapeout release
Validate and debug test vectors on ATE during silicon bring-up
Assist with silicon failure analysis, diagnostics, and yield improvement
Interface with customers, physical design teams, and global test engineering/manufacturing teams
Work with IP DFT engineers and cross-functional stakeholders
Debug customer-returned parts (RMA) on ATE
Apply AI-augmented development to streamline test flows
Develop DFT solutions for advanced process nodes (3nm and beyond)
Automate DFT and test vector generation flows

Requirements

What you’ll need

Bachelor's degree in Electrical/Electronic/Computer Engineering and 8+ years of relevant industry experience, or Master's Degree in Electrical/Electronic/Computer Engineering and 6+ years of relevant industry experience
Strong DFT architecture and implementation background, including Scan, BIST, IO/Analog DFT, IJTAG/IEEE 1687, IEEE 1149.1/1149.6
Proficiency with EDA tools for scan insertion, compression, and ATPG, such as DFT Compiler, TestKompress, TetraMax, and FastScan
Hands-on experience with memory and logic BIST strategies, verification, and debug across embedded memories including SRAM, CAM, eDRAM, and ROM
Extensive experience in Verilog coding, testbench development, ATPG pattern generation, simulation, and timing constraints/Test-STA
Strong foundation in digital/analog circuit design, device physics, silicon manufacturing, synthesis, and transistor reliability
Strong problem-solving, root-cause debug, statistical process control, and data analysis skills for silicon yield and quality improvement
Effective cross-functional communication and project management skills
Proficiency in scripting and automation such as Python, TCL, or C++
Experience with In-Field testing solutions is a plus
Experience with ATE silicon bring-up, debug, and high-speed IP/interface testing is a plus

Benefits

Comp & perks

Discretionary annual bonus
Competitive new hire equity grant
Annual equity awards
Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave and vacation time
Paid Family Leave and other leaves of absence