IC Design Engineer

Broadcom

. Execute physical design, synthesis, physical verification, and timing closure .

Posted 10/20/2026full-timeUnited StatesSeniorLeadWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in physical design processes, including RTL synthesis, timing closure, and EM/IR analysis, while effectively collaborating with IC Design RTL Engineers. Proficient in utilizing EDA tools and scripting languages to drive next-generation AI/ML ecosystems.

Highest-signal resume keywords

Physical Design ExpertiseRTL SynthesisTiming Closure ExperienceTCL/PERL ScriptingEDA Tools Proficiency

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Physical DesignRTL SynthesisTiming ClosureEM/IR AnalysisPlace And RouteClock Tree SynthesisFloor-PlanningLayout DesignFull Physical Design CycleTop-Level STA

Soft Skills

Excellent Communication Skills

Certifications & Qualifications

Bachelor’s Degree In Electrical EngineeringBachelor’s Degree In Electronics Engineering

Industry Keywords

AI/ML EcosystemsPCIe Switch ProductsEnterprise Storage Products

Tech Stack

Tools & technologies

Perl

About the role

Key responsibilities & impact

Execute physical design, synthesis, physical verification, and timing closure
Set up and synthesize RTL
Perform timing closure through various methods and strategies
Conduct EM/IR analysis
Perform place and route
Execute clock tree synthesis
Perform floor-planning and layout
Develop flows and methodologies
Collaborate with IC Design RTL Engineers
Drive next-generation AI/ML ecosystems through PCIe switch products and support enterprise storage products
Work in person at the Colorado Springs site

Requirements

What you’ll need

Bachelor’s degree required in Electrical Engineering or Electronics Engineering
8+ years of relevant experience
TCL/PERL scripting
Proficiency in related EDA tools
Full physical design cycle experience from RTL to tape-out
In-depth knowledge and expertise in physical design aspects from RTL to silicon tape-out
Timing closure experience, preferably in-depth top-level STA
Experience with custom clock trees, insertion reduction and skew balancing techniques
Preferably in-depth experience in top-level floorplanning
Excellent verbal and written communication skills

Benefits

Comp & perks

Discretionary annual bonus
Competitive new hire equity grant
Annual equity awards
Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time
Paid Family Leave and other leaves of absence in accordance with applicable laws