Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Broadcom

Physical Design Engineer

Broadcom

. Execute Physical Design, Synthesis, Physical Verification, and Timing Closure .

Posted 10/9/2026full-timeUnited StatesSeniorLead💰 $143,800 - $230,000 per yearWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Expertise in executing physical design processes, including RTL synthesis, timing closure, and physical verification, with a strong focus on collaboration and communication within IC design teams. Proficient in EDA tools and scripting for efficient design flows from RTL to silicon tape-out.

Highest-signal resume keywords
Physical Design ExecutionRTL SynthesisTiming ClosureTCL/PERL ScriptingEDA Tools Proficiency

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Physical VerificationTiming Closure StrategiesEM/IR AnalysisPlace and RouteClock Tree SynthesisFloor-PlanningLayout DesignFull Physical Design CycleRTL to Tape-outTop-Level STA
Soft Skills
Excellent Communication Skills
Tools & Technologies
EDA Tools
Industry Keywords
Electrical EngineeringElectronics EngineeringAI/ML EcosystemsPCIe Switch ProductsEnterprise Storage ProductsMega Datacenters

Tech Stack

Tools & technologies
Perl

About the role

Key responsibilities & impact
  • Execute Physical Design, Synthesis, Physical Verification, and Timing Closure
  • Set up and synthesize RTL
  • Perform timing closure through various methods and strategies, including top-level STA
  • Conduct EM/IR Analysis
  • Perform Place and Route
  • Execute Clock Tree Synthesis, including custom clock trees, insertion reduction, and skew balancing techniques
  • Perform floor-planning and layout, including top-level floorplanning
  • Develop flows and methodologies
  • Collaborate with IC Design RTL Engineers
  • Drive next-generation AI/ML ecosystems through PCIe Switch Products
  • Support management of mega datacenters and performance leadership through Enterprise Storage Products

Requirements

What you’ll need
  • Bachelor’s degree required in Electrical Engineering or Electronics Engineering
  • 12+ years of relevant experience
  • TCL/PERL scripting
  • Proficiency in related EDA Tools
  • Full physical design cycle experience: RTL to Tape-out
  • In-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out
  • Excellent verbal and written communication skills
  • Must work in person at the Colorado Springs site; no remote work allowed

Benefits

Comp & perks
  • Discretionary annual bonus
  • Competitive new hire equity grant
  • Annual equity awards
  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays
  • Paid sick leave
  • Vacation time
  • Paid Family Leave and other leaves of absence according to applicable laws