Physical Design Engineer

Broadcom

. Execute Physical Design, Synthesis, Physical Verification, and Timing Closure .

Posted 9/28/2026full-timeUnited StatesSeniorLead💰 $129,400 - $207,000 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Expertise in executing physical design processes, including RTL synthesis, timing closure, and EM/IR analysis, with a strong focus on collaboration with IC Design RTL Engineers and driving AI/ML ecosystems. Proficient in managing the full physical design cycle from RTL to tape-out, utilizing advanced EDA tools and methodologies.

Highest-signal resume keywords

Physical Design ExecutionRTL SynthesisTiming ClosureTCL/PERL ScriptingFull Physical Design Cycle Experience

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Physical DesignSynthesisTiming ClosureEM/IR AnalysisPlace and RouteClock Tree SynthesisFloor-PlanningLayoutEDA ToolsRTL to Tape-out

Soft Skills

Excellent Verbal CommunicationExcellent Written Communication

Industry Keywords

Electrical EngineeringElectronics EngineeringAI/ML EcosystemsPCIe Switch ProductsEnterprise Storage ProductsMega Datacenters

Tech Stack

Tools & technologies

Perl

About the role

Key responsibilities & impact

Execute Physical Design, Synthesis, Physical Verification, and Timing Closure
Set up and synthesize RTL
Perform timing closure through various methods and strategies, preferably with in-depth top-level STA experience
Conduct EM/IR analysis
Perform place and route
Execute Clock Tree Synthesis, including custom clock trees, insertion reduction, and skew balancing techniques
Perform floor-planning and layout, preferably with in-depth top-level floorplanning experience
Develop flows and methodologies
Collaborate with IC Design RTL Engineers
Drive next-generation AI/ML ecosystems through PCIe Switch Products
Support management of mega datacenters and performance leadership through Enterprise Storage Products
Take RTL through silicon tape-out across all Physical Design aspects

Requirements

What you’ll need

Bachelor’s degree required in Electrical Engineering or Electronics Engineering
12+ years of relevant experience
TCL/PERL scripting
Proficiency in related EDA Tools
Full physical design cycle experience: RTL to Tape-out
Excellent verbal and written communication skills

Benefits

Comp & perks

Discretionary annual bonus
Competitive new hire equity grant
Annual equity awards
Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time
Paid Family Leave and other leaves of absence in accordance with applicable laws