Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Cornelis Networks

ASIC Design Engineer

Cornelis Networks

. Implement advanced Ethernet protocols for next-generation Ethernet ASICs .

Posted 10/30/2026full-timeRemote • Costa RicaMid-LevelSeniorWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Expertise in implementing advanced Ethernet protocols and digital design, with a strong focus on Verilog, SystemVerilog, and timing closure. Proven ability to collaborate with cross-functional teams to resolve complex ASIC issues and ensure design coverage.

Highest-signal resume keywords
Verilog ProficiencySystemVerilog ProficiencyTiming Closure ExperienceSystem-Level DebuggingEthernet Protocols Knowledge

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Digital DesignMicroarchitecture SpecificationsTiming Constraints DefinitionRTL DesignPost-Silicon Debugging
Soft Skills
Strong Communication Skills
Tools & Technologies
Physical Design Methodologies
Certifications & Qualifications
B.S. or M.S. Degree in Computer EngineeringB.S. or M.S. Degree in Electrical Engineering
Industry Keywords
Ethernet ArchitectureNetworking ProtocolsMultiple-Clock DesignsAsynchronous Interfaces

About the role

Key responsibilities & impact
  • Implement advanced Ethernet protocols for next-generation Ethernet ASICs
  • Write microarchitecture specifications
  • Define timing constraints for RTL blocks and work with Physical Design engineers on timing optimization
  • Work with verification engineers to create block- and system-level test plans and ensure adequate design coverage
  • Work with hardware, firmware, and software engineers to resolve post-silicon ASIC issues

Requirements

What you’ll need
  • B.S. or M.S. degree in Computer or Electrical Engineering
  • 3+ years of post-college experience in digital design
  • Proficiency in Verilog and SystemVerilog
  • Relevant experience in timing closure
  • Familiarity with modern physical design methodologies
  • Demonstrated strength with system-level debugging and determining root cause of technical issues
  • Strong verbal and written communication skills
  • Preferred: Experience with Ethernet architecture and networking protocols
  • Preferred: Experience designing Ethernet protocols applicable to Ethernet adapters and switches
  • Preferred: Experience with multiple-clock designs and asynchronous interfaces

Benefits

Comp & perks
  • Performance incentives
  • Equity participation
  • Additional benefits depending on geographic location
  • Paid holidays depending on geographic location
  • Flexible work arrangements depending on geographic location