Firmware Engineer

Hidden Level

. Develop FPGA-based solutions for advanced RF sensing systems .

Posted 9/29/2026full-timeSyracuse • New York • United StatesMid-LevelSenior💰 $84,000 - $90,000 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in FPGA-based solutions, digital logic design, and high-speed communication protocols. Proficient in VHDL, Verilog, and simulation tools to ensure robust and efficient system performance.

Highest-signal resume keywords

FPGA DevelopmentVHDL/Verilog ProficiencyDigital Signal ProcessingAMD FPGA FamiliaritySimulation and Testing

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

FPGA DevelopmentVHDLVerilogDigital Logic DesignSignal ProcessingTestbench CreationSynchronous Digital DesignHigh-Speed Communication ProtocolsPythonTCL

Soft Skills

Excellent Communication SkillsCollaborationProblem-Solving

Tools & Technologies

Vivado Design EnvironmentGitMatlabSimulinkHDL CoderIP IntegratorXilinx System Generator

Certifications & Qualifications

U.S. Government Security Clearance

Industry Keywords

RF Sensing SystemsData AcquisitionEmbedded SystemsReal-Time ControlSoftware-Defined Radios

Tech Stack

Tools & technologies

Python

About the role

Key responsibilities & impact

Develop FPGA-based solutions for advanced RF sensing systems
Design, simulate, and test digital logic for data acquisition, signal processing, hardware control, and high-speed communications
Collaborate with Software, Systems, Mechanical, and RF engineers to design and improve systems
Participate in cross-functional design and code reviews
Aid in creating and reviewing requirements and develop solutions to meet design goals
Architect and design digital logic solutions for AMD FPGA and SoC devices, including Zynq Ultrascale+ and Zynq Ultrascale+ RFSoCs
Design and implement HDL components for data acquisition, digital signal processing, command and control, external hardware interfaces, Ethernet, PCIe, and other high-speed communication protocols
Perform timing closure and create well-constrained, maintainable, resource-efficient solutions
Integrate and test new designs in simulation, laboratory, and field environments
Use Python, TCL, and other scripting languages to automate and improve workflows
Work in a small, dedicated engineering team
Travel approximately 10%

Requirements

What you’ll need

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
Proficiency with VHDL and/or Verilog to configure FPGAs and other embedded systems
Understanding of synchronous digital design, including finite state machines, pipelining, combinatorial and sequential logic
Ability to create testbenches and use simulation to verify RTL behavior
Ability to travel 10%
Familiarity with AMD FPGAs, Vivado design environment, and related capabilities
Experience writing thorough, self-checking testbenches for automated unit tests
Familiarity with source control, preferably Git
Excellent written and oral communication skills, with the ability to listen, question, and understand stakeholder needs
Experience with or willingness to learn about communication, radar, and other sensor systems
Experience with or willingness to learn about real-time control of RF front-end, memories, high-speed interfaces, and other hardware components
Experience with or willingness to learn Matlab, Simulink, HDL Coder, IP Integrator, and Xilinx System Generator
Experience with or willingness to learn digital signal processing, software-defined radios, and RF system design
Only U.S. citizens can be considered
Must be able to obtain and maintain a U.S. Government Security Clearance, if required for the position

Benefits

Comp & perks

Health insurance
Paid parental leave
Flexible time off
401(k) with employer contributions
Life insurance
Disability insurance
Potential stock options
Opportunity to work remotely when the role and schedule allow