Senior SOC Emulation Validation Engineer

Intel Corporation

. Perform functional logic verification of integrated System-on-Chip (SoC) designs .

Posted 11/11/2026full-timePenang • MalaysiaSeniorWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Expertise in digital design verification, including the development of scalable verification plans and test benches, with a strong focus on collaboration with design teams and the application of machine learning and artificial intelligence techniques for validation strategies.

Highest-signal resume keywords

Digital Design VerificationPython ProgrammingC++ ProgrammingEmulation ModelsMachine Learning Techniques

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Functional Logic VerificationVerification Plans DevelopmentTest Benches CreationRoot Cause AnalysisDebugging Complex IssuesPower and Performance AnalysisAutomated Testing MethodologiesSystem Simulation ModelsUNIX EnvironmentsRTL Design Concepts

Soft Skills

Collaborative WorkStrong Problem-Solving Skills

Industry Keywords

System-on-Chip (SoC)Industry Architecture (IA)Presilicon IssuesPostsilicon ValidationSecurity Measures

Tech Stack

Tools & technologies

PerlPythonUnixC++

About the role

Key responsibilities & impact

Perform functional logic verification of integrated System-on-Chip (SoC) designs
Develop scalable and reusable block, subsystem, and SoC verification plans, test benches, and verification environments
Execute verification plans, including emulation and system simulation models
Analyze power and performance while identifying and debugging potential issues
Collaborate with SoC architects, microarchitects, RTL developers, postsilicon, and physical design teams
Perform root cause analysis and debug presilicon issues, implementing corrective actions
Incorporate security measures into verification test plans, including regression and debug testing
Maintain and improve functional verification infrastructure and methodologies
Use postsilicon validation learnings to update verification plans and address missing coverage for future products

Requirements

What you’ll need

Bachelor's or BS degree in Electronics, Electrical Engineering, Computer Engineering, Computer Science, or a related field
3+ years of hands-on experience in digital design verification with a Bachelor's degree, 2+ years of experience with a Master's degree, or 0 years of experience with a PhD
Proficiency in Python, Perl, C++, and UNIX environments
Knowledge of Industry Architecture (IA) and Register Transfer Level (RTL) design concepts
Demonstrated ability to work collaboratively with design teams and architects to ensure chip functionality
Experience developing validation strategies incorporating machine learning (ML) and artificial intelligence (AI) techniques
Strong problem-solving skills and experience debugging complex issues at block and system levels
Familiarity with emulation models, system simulation, and automated testing methodologies

Benefits

Comp & perks

Hybrid work model allowing employees to split time between working on-site at their assigned Intel site and off-site