Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Intel Corporation

Staff EMIB-T Substrate Yield Engineer

Intel Corporation

. Own day-to-day yield performance and issue closure for assigned supplier lines, modules, products, or process areas .

Posted 10/5/2026full-timeUnited StatesLead💰 $180,770 - $255,200 per yearWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in yield engineering and semiconductor manufacturing, with a strong focus on statistical analysis, defect reduction, and process optimization. Proven ability to lead investigations, establish supplier actions, and support technology development across multiple organizations.

Highest-signal resume keywords
Yield EngineeringStatistical AnalysisDefect ReductionProcess OptimizationSemiconductor Manufacturing

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Statistical AnalysisDefect ReductionProcess OptimizationFailure AnalysisYield EngineeringAdvanced PackagingSubstrate TechnologyHVM ExecutionDFM/DFYDefect Metrology
Soft Skills
Influencing StakeholdersProgram Leadership
Tools & Technologies
Automated AnalyticsDashboardsImage AnalyticsComputer VisionAI/ML-Based Defect DetectionAutomated Defect Classification Systems
Industry Keywords
Semiconductor ManufacturingSubstrate SuppliersTechnology DevelopmentQualificationManufacturing Ramp

About the role

Key responsibilities & impact
  • Own day-to-day yield performance and issue closure for assigned supplier lines, modules, products, or process areas
  • Lead investigations from containment and hypothesis development through experiments, failure analysis, corrective action, and sustainment
  • Use statistical and spatial analytics to identify signatures by line, tool, material, panel position, geometry, product, and time
  • Establish supplier actions, owners, completion criteria, control limits, and verification plans
  • Support DFM/DFY, qualification, ramp readiness, change control, and deployment of dashboards or automated analytics
  • Capture reusable learning and communicate facts, hypotheses, decisions, and residual risks
  • Drive supplier yield, defect reduction, technical issue closure, and process-control maturity for next-generation EMIB-T substrates
  • Support technology development and manufacturing readiness across Intel Foundry Services and Intel Product Groups

Requirements

What you’ll need
  • Bachelor's degree with 8+ years of experience in Engineering, Materials Science, Physics, Chemistry, Data Science, or a related technical discipline, OR Master's degree with 6+ years, OR PhD with 4+ years
  • 5+ years of experience in semiconductor manufacturing, advanced packaging, substrate technology, yield engineering, process engineering, or a closely related field
  • Hands-on experience in substrate, advanced packaging, or semiconductor yield engineering
  • Experience with statistical analysis, defect reduction, process optimization, SPC, DFM/DFY, defect metrology, failure analysis, and HVM execution
  • Experience developing or deploying yield monitoring systems, automated analytics, dashboards, image analytics, computer vision, AI/ML-based defect detection, or automated defect classification systems
  • Experience working across multiple organizations and influencing stakeholders
  • This position requires an Expat assignment in Japan
  • This position is not eligible for Intel immigration sponsorship
  • Preferred: Experience working directly with substrate suppliers and external manufacturing partners
  • Preferred: Demonstrated program leadership experience
  • Preferred: Experience with semi-additive processing, build-up films, microvias, copper plating, lithography, lamination, embedded silicon, TSV, 2.5D/3D packaging, or heterogeneous integration
  • Preferred: Prior experience supporting technology development, qualification, and manufacturing ramp of advanced semiconductor technologies
  • Preferred: Experience with automated data pipelines, dashboards, image analytics, computer vision, AI/ML defect detection, or automated defect classification

Benefits

Comp & perks
  • Competitive pay
  • Stock bonuses
  • Health benefits
  • Retirement benefits
  • Vacation benefits
  • Hybrid work model allowing employees to split time between working on-site and off-site