Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Openchip

Senior Emulation and Prototyping Engineer

Openchip

. Develop and maintain system-level emulation and prototyping environments .

Posted 11/11/2026full-timeBarcelona • SpainSeniorWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in developing and maintaining system-level emulation and prototyping environments, with strong capabilities in RTL integration, digital design, and SoC architectures. Proficient in debugging complex hardware and software issues while collaborating effectively across cross-functional teams.

Highest-signal resume keywords
RTL Languages (SystemVerilog, Verilog, VHDL)Digital Verification (VCS, Xcelium, Questa)C/C++ ProgrammingScripting and Automation (Python, Tcl, Bash)Linux Environment Knowledge

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Digital DesignSoC ArchitecturesHW/SW Co-DebugCompilation FlowsBenchmark ExecutionPerformance ValidationStress TestingAutomation FrameworksWaveform AnalysisDebug Infrastructure
Soft Skills
Strong CommunicationCross-Functional Collaboration
Tools & Technologies
JTAGOpenOCDGDBFPGA Development Tools (Vivado)Synopsys ZeBuHAPSCadence Palladium/ProtiumSiemens Veloce/ProFPGA
Industry Keywords
Semiconductor DevelopmentLinux Bring-UpPerformance AnalysisMulti-FPGA PrototypingRISC-V Architectures

Tech Stack

Tools & technologies
LinuxPythonC++

About the role

Key responsibilities & impact
  • Develop and maintain system-level emulation and prototyping environments
  • Integrate RTL, memory models, transactors and debug infrastructure into validation platforms
  • Prepare and maintain compilation flows, build environments and automation frameworks
  • Support firmware and software teams during platform bring-up and hardware debugging
  • Enable Linux boot, benchmark execution, stress testing and system validation campaigns
  • Perform HW/SW co-debug using waveform analysis, JTAG, software traces and system-level observability tools
  • Collaborate with Design, Verification, Firmware and Architecture teams to root-cause complex issues
  • Contribute to performance validation, benchmarking and platform readiness for internal and external users
  • Develop scripting and CI/CD infrastructure to automate compilation, deployment and regression execution

Requirements

What you’ll need
  • MS or BS in Electrical Engineering, Computer Engineering, Computer Science or related field
  • 7+ years of professional experience in semiconductor development
  • Strong understanding of digital design and SoC architectures
  • Experience with RTL languages such as SystemVerilog, Verilog or VHDL (preferred SystemVerilog)
  • Experience with digital verification or simulation flows using VCS, Xcelium or Questa (preferred VCS)
  • Experience debugging complex hardware, firmware or system-level issues
  • Linux environment knowledge
  • Experience with C/C++ programming
  • Experience with scripting and automation using Python, Tcl, Bash or similar
  • Strong communication and cross-functional collaboration skills
  • Preferred: experience with large SystemVerilog/UVM environments
  • Preferred: experience with Linux bring-up, boot flows and low-level firmware development
  • Preferred: experience with JTAG, OpenOCD, GDB and HW/SW debug
  • Preferred: familiarity with RISC-V architectures and toolchains
  • Preferred: experience with AXI, CHI, PCIe, Ethernet, CXL or UCIe IPs and protocols
  • Preferred: experience with FPGA development tools such as Vivado
  • Preferred: experience with hardware emulation or multi-FPGA prototyping platforms
  • Preferred: experience with Synopsys ZeBu, HAPS, Cadence Palladium/Protium or Siemens Veloce/ProFPGA
  • Preferred: experience with benchmark execution, performance analysis and stress testing

Benefits

Comp & perks
  • Hybrid work environment
  • Flexible schedule
  • Remuneration that values your experience
  • Opportunities for career growth and development
  • Diverse and inclusive work environment