ASIC Project Engineer

Quantinuum

. Lead execution of ASIC development programs supporting Quantinuum’s Apollo and Lumos quantum-computing roadmaps .

Posted 11/9/2026full-timeBroomfield • Colorado • United StatesJuniorMid-Level💰 $137,000 - $184,000 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in managing complex ASIC development programs, including supplier relationship management, program scheduling, and risk management. Proficient in translating technical objectives into actionable plans while coordinating cross-functional activities in a dynamic R&D environment.

Highest-signal resume keywords

ASIC Development ManagementSupplier Relationship ManagementSemiconductor Fabrication ExperienceAdvanced Packaging TechnologiesProgram Scheduling and Risk Management

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

ASIC DesignWafer FabricationYield AnalysisReliability TestingTechnical Requirements TranslationProgram PlanningContractual CoordinationTape-Out ManagementProcess NodesMask Sets

Soft Skills

Exceptional OrganizationAttention to DetailDocumentation DisciplineIndependent OperationAdaptability

Tools & Technologies

PDKsBump BondingWafer-Level PackagingInterposersTSVsHybrid Bonding2.5D Integration3D Integration

Industry Keywords

Quantum ComputingCryogenic ElectronicsIon-Trap TechnologiesMEMSPhotonicsR&D EnvironmentSupplier Execution TrackingCommercial Matters Coordination

Tech Stack

Tools & technologies

Apollo

About the role

Key responsibilities & impact

Lead execution of ASIC development programs supporting Quantinuum’s Apollo and Lumos quantum-computing roadmaps
Serve as primary program interface between Quantinuum and external foundries, test providers, and technology partners
Manage ASIC design and fabrication execution with foundries
Develop and maintain program schedules, milestones, deliverables, critical paths, and risk-management plans
Establish Statements of Work, technical deliverables, acceptance criteria, and budgets with suppliers and partners
Coordinate engineering, procurement, finance, legal, quality, and program-management activities
Facilitate technical and program reviews with external partners and internal stakeholders
Translate technical objectives into supplier requirements and executable plans with ASIC designers, architects, packaging engineers, and test teams
Develop executive-level status reporting, metrics, and program communications
Identify and mature enabling technologies including advanced packaging, cryogenic electronics, ion-trap integration, and next-generation semiconductor processes
Operate in a dynamic R&D environment with evolving priorities and technical requirements

Requirements

What you’ll need

Bachelor’s degree minimum
Minimum 2 years’ experience managing complex technical programs involving external suppliers or development partners
Must be a U.S. Person: U.S. citizen, permanent resident or green card holder, or worker granted asylum or refugee status
Work authorization that does not now or in the future require visa sponsorship in the United States
Experience establishing and maintaining strategic supplier relationships
Direct experience working with semiconductor foundries, OSATs, or ASIC development partners
Ability to track supplier execution, identify risks or schedule deviations, and drive corrective actions to closure
Ability to translate technical objectives into requirements, deliverables, and program plans
Experience coordinating contractual, legal, intellectual-property, procurement, and commercial matters
Experience managing semiconductor tape-outs, wafer fabrication, packaging, or qualification
Familiarity with PDKs, process nodes, mask sets, wafer lots, yield analysis, reliability testing, and semiconductor test flows
Experience with advanced packaging technologies including bump bonding, wafer-level packaging, interposers, TSVs, hybrid bonding, and 2.5D/3D integration
Experience supporting advanced R&D programs involving quantum-computing hardware, ion traps, cryogenic electronics, MEMS, photonics, or related technologies
Strong technical aptitude and ability to quickly understand emerging semiconductor and quantum-computing technologies
Exceptional organization, attention to detail, documentation discipline, and follow-through
Ability to operate independently in a rapidly evolving R&D environment
Willingness and ability to learn Quantinuum’s technical goals involving foundry products, ASICs, advanced packaging, cryogenic electronics, and ion-trap technologies
Applicants for safety-sensitive positions must submit to a pre-employment drug test

Benefits

Comp & perks

Competitive compensation
Flexible work arrangements supporting work-life balance
Employer-subsidized medical, dental, and vision insurance
401(k) retirement savings plan with company match
Student loan repayment benefit
Equity opportunities
Generous paid time off
Sick leave
12 paid holidays annually
Paid parental leave
Employee discount programs
Bonus eligibility
Equity eligibility
Reasonable accommodations for disabilities, serious medical conditions, pregnancy-related needs, and sincerely held religious beliefs