Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Tenstorrent Inc.

DFT Engineer

Tenstorrent Inc.

. Build and execute chip-level DFT strategies for high-speed CPU core designs and multi-chiplet System-in-Package programs .

Posted 10/30/2026full-timeRemote • California • United StatesSeniorLead💰 $100,000 - $500,000 per yearWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in chip-level DFT strategies, including implementation and verification of DFT features such as scan chains and JTAG. Proficient in scripting and automation using TCL and Python, with a strong background in collaborating with cross-functional teams to enhance testability and silicon debug processes.

Highest-signal resume keywords
DFT Strategy DevelopmentDFT Tool ExpertiseScripting in TCL and PythonSoC-Level Silicon DebugFormal Verification

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
DFT PlanningScan Chains ImplementationMemory BISTJTAG VerificationATPGFault Coverage ReportingSilicon DebugDFT Logic SignoffEDA ToolsRisk Assessment
Soft Skills
CommunicationResource ManagementCollaboration
Tools & Technologies
SynopsysSiemensEDA Tools
Industry Keywords
Electrical EngineeringComputer EngineeringComputer ScienceSystem-in-PackageChiplet IntegrationU.S. Export-Controlled Technology

Tech Stack

Tools & technologies
Python

About the role

Key responsibilities & impact
  • Build and execute chip-level DFT strategies for high-speed CPU core designs and multi-chiplet System-in-Package programs
  • Implement and verify DFT features including scan chains, memory BIST, and JTAG for manufacturing test and silicon debug
  • Partner with RTL, physical design, and verification teams to ensure testability throughout the design flow
  • Script, automate, and analyze DFT flows using industry-standard EDA tools, including ATPG and fault coverage reporting
  • Work on high-profile projects integrating multiple chiplets into a System-in-Package in collaboration with external stakeholders
  • Contribute to improving Tenstorrent IP
  • Work with Tenstorrent experts and leaders worldwide

Requirements

What you’ll need
  • Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or Computer Science
  • 10+ years of relevant DFT experience
  • Hands-on experience with industry-standard DFT tools such as Synopsys and Siemens
  • Scripting experience in TCL and Python
  • Expertise in DFT planning, SoC-level silicon debug, formal verification, and signoff of inserted DFT logic
  • Ability to assess risk, communicate resource needs, and deliver in a complex technical environment
  • Eligible to access U.S. export-controlled technology
  • Employment may be contingent upon citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency

Benefits

Comp & perks
  • Highly competitive compensation package
  • Benefits
  • Equal opportunity employer