FREE ACCESS
5,000–10,000 jobs/day
See all jobs on Scoutfield
Search thousands of fresh jobs every day.
Discover
- Fresh listings
- Fast filters
- No subscription required
Create a free account and start exploring right away.

Performance Architect, CPU Cluster
Tenstorrent Inc.. Analyze and optimize CPU cluster performance, including cache hierarchies, interconnects, coherence, and memory access behavior .
Posted 10/31/2026full-timeRemote • United StatesMid-LevelSenior💰 $100,000 - $500,000 per yearWebsite
Core Competencies
Role fitCore Competencies
Use this summary to align your resume positioning with the role.
Demonstrates expertise in CPU microarchitecture and performance analysis, with a strong ability to optimize multi-core CPU clusters through architectural recommendations and performance modeling. Proficient in collaborating across various engineering disciplines to enhance system performance and scalability.
Highest-signal resume keywords
CPU MicroarchitecturePerformance ModelingSimulation EnvironmentsArchitectural RecommendationsCross-Functional Collaboration
ATS Keywords
Tailor your resumeApplicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills
Performance AnalysisCluster-Level Performance OptimizationCache HierarchiesInterconnectsMemory SystemsLatency AnalysisBandwidth AnalysisWorkload AnalysisCoherence TrafficCore-to-Core Communication
Soft Skills
Strong CommunicationCollaboration Skills
Tools & Technologies
Gem5Simulation Environments
Certifications & Qualifications
Eligibility for U.S. Export-Controlled Technology
Industry Keywords
CPU ClustersPerformance BottlenecksScalability ChallengesQuality of ServiceUtilization
About the role
Key responsibilities & impact- Analyze and optimize CPU cluster performance, including cache hierarchies, interconnects, coherence, and memory access behavior
- Build and use performance models and simulation environments such as Gem5 or equivalent
- Study real workloads to identify bottlenecks involving cache misses, coherence traffic, memory bandwidth, latency, contention, and core-to-core communication
- Lead architectural tradeoff studies across performance, scalability, bandwidth, latency, power, and implementation complexity
- Collaborate with CPU, cache, interconnect, memory, software, compiler, RTL, and system architects
- Translate performance analysis into concrete architectural and design decisions
- Architect, model, and optimize multi-core CPU clusters from early performance exploration through implementation and silicon
Requirements
What you’ll need- Strong foundation in CPU microarchitecture and performance
- Understanding of how cores, caches, interconnects, and memory systems interact
- Experience or ability to use modeling, simulation, and workload analysis
- Ability to analyze cluster-level performance bottlenecks and scaling challenges
- Knowledge of latency, bandwidth, quality of service, utilization, and scalability
- Ability to turn performance data into architectural recommendations
- Strong communication and cross-functional collaboration skills
- Knowledge of cache hierarchies, interconnects, coherence, and memory access behavior
- Experience with performance models and simulation environments such as Gem5 or equivalent
- Knowledge of cache misses, coherence traffic, memory bandwidth, latency, contention, and core-to-core communication
- Eligibility to access U.S. export-controlled technology; employment may be contingent on citizenship/permanent residency status or obtaining prior license approval
Benefits
Comp & perks- Highly competitive compensation package and benefits
- Equal opportunity employer