Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Teradyne

Manager, DRAM Final Test Applications Engineering

Teradyne

. Lead, mentor, and develop a team of Applications Engineers supporting global DRAM customers .

Posted 10/2/2026full-timeSan Jose • California • United StatesSeniorLead💰 $189,800 - $303,700 per yearWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates extensive expertise in DRAM final test methodologies and high-volume manufacturing, with a strong focus on customer success and strategic engagements. Proven leadership in managing technical teams and driving innovation in semiconductor test solutions.

Highest-signal resume keywords
DRAM Final Test MethodologiesHigh-Volume ManufacturingEngineering LeadershipC/C++ Software DevelopmentAutomated Production Test Solutions

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Semiconductor Test ExperienceDevice CharacterizationYield ImprovementTest Coverage OptimizationSignal IntegrityTiming AnalysisJitter CharacterizationEye Diagram EvaluationTester-to-System CorrelationProduction Test Deployments
Soft Skills
Team LeadershipMentoringCollaborationKnowledge SharingCustomer Engagement
Tools & Technologies
Nextest MagnumAdvantestMemory Test PlatformsAutomated Test SolutionsHigh-Speed Memory Interfaces
Certifications & Qualifications
BSEEMSEE
Industry Keywords
DRAMDDRLPDDRGDDRNAND FlashMemory Wafer SortAI Memory ProductsGraphics Memory ProductsMobile Memory ProductsHigh-Performance Computing

Tech Stack

Tools & technologies
FlashC++

About the role

Key responsibilities & impact
  • Lead, mentor, and develop a team of Applications Engineers supporting global DRAM customers
  • Establish team priorities, resource plans, and organizational capabilities
  • Recruit, develop, and retain top engineering talent
  • Lead strategic customer engagements, critical technical escalations, device bring-up activities, and production ramps
  • Ensure customer success through advanced DRAM production test solution deployment
  • Provide technical leadership for test methodology development, characterization, yield improvement, and production deployment
  • Partner with Engineering, Product Management, Marketing, and Sales teams to influence hardware and software roadmaps
  • Represent customer requirements and industry trends to support product strategy, innovation, and business growth
  • Foster collaboration, knowledge sharing, and operational excellence across the global applications organization

Requirements

What you’ll need
  • BSEE, MSEE, or related technical degree, or equivalent industry experience
  • 15+ years of semiconductor test experience with a strong focus on memory products
  • 5+ years of engineering leadership experience managing technical teams, projects, or customer-facing engineering organizations
  • Demonstrated success supporting customer product introductions, production ramps, and high-volume manufacturing deployments
  • Proven experience leading complex technical escalations and strategic customer engagements
  • Deep expertise in DRAM final test methodologies, high-volume manufacturing, and production test deployments supporting DDR, LPDDR, and GDDR memory technologies
  • Strong understanding of high-speed memory interfaces, signal integrity, timing analysis, jitter characterization, eye diagram evaluation, and tester-to-system correlation
  • Strong knowledge of device characterization, yield improvement, test coverage optimization, and production test methodologies
  • Strong hardware and software debug capabilities with experience developing and deploying automated production test solutions
  • Proficiency with C/C++ or comparable software development environments
  • Experience with HBM, NAND Flash, and memory wafer sort test environments preferred
  • Experience with Nextest Magnum, Advantest, or similar memory test platforms preferred
  • Experience supporting AI, graphics, mobile, or high-performance computing memory products preferred
  • Familiarity with advanced memory packaging technologies preferred
  • Experience managing globally distributed engineering teams preferred
  • Up to 25% domestic and international travel may be required
  • Candidates must be local to the San Jose area
  • This position is not eligible for visa sponsorship

Benefits

Comp & perks
  • Discretionary bonus(es) based on financial performance
  • Medical insurance
  • Dental insurance
  • Vision insurance
  • Flexible Spending Accounts
  • Retirement savings plans
  • Life insurance
  • Disability insurance
  • Paid vacation and holidays
  • Tuition assistance programs