Senior ASIC DFT DV Engineer

Cisco

. Develop thorough test plans and test benches to verify comprehensive DFT architecture .

Posted 10/13/2026full-timeSan Jose • California • United StatesSenior💰 $167,700 - $245,200 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in developing test plans and methodologies for DFT architecture, with a strong focus on memory testing and debugging. Proficient in collaborating with design teams to ensure high-quality verification standards across complex chip architectures.

Highest-signal resume keywords

DFT Architecture DevelopmentMemory Testing StandardsDebugging Using DVE/VerdiTCL, Python, or Perl ProficiencyMemory Architectures Experience

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Test PlanningDFT VerificationMemory ArchitecturesDebuggingHierarchical Infrastructure Architecture

Tools & Technologies

DVEVerdi

Certifications & Qualifications

Bachelor’s in Electrical EngineeringMaster’s in Electrical Engineering

Industry Keywords

ATE ScreeningIn-System TestingDiagnosticsSRAMDRAM

Tech Stack

Tools & technologies

PerlPython

About the role

Key responsibilities & impact

Develop thorough test plans and test benches to verify comprehensive DFT architecture
Support ATE screening, in-system testing, debugging, and diagnostics needs
Own the MBIST methodology across the Silicon One portfolio
Drive unified, high-quality standards for memory testing
Architect reusable, hierarchical infrastructures that scale across large designs
Collaborate with front-end RTL and backend physical design teams to understand chip architecture
Drive high-quality DFT verification

Requirements

What you’ll need

Bachelor’s in Electrical Engineering or equivalent with at least 7+ years of experience, or Master’s with 4+ years of experience
Prior experience in test planning based on complex design specifications
Experience debugging using DVE/Verdi
Prior experience with memory architectures such as SRAM and DRAM and their failure modes
Experience with TCL, Python, or Perl

Benefits

Comp & perks

Medical, dental and vision insurance
401(k) plan with a Cisco matching contribution
Paid parental leave
Short- and long-term disability coverage
Basic life insurance
Cisco restricted stock unit grants may be available, vesting following continued employment
10 paid holidays per full calendar year
1 floating holiday for non-exempt employees
Paid day off for employee’s birthday
Paid year-end holiday shutdown
4 paid days off for personal wellness
16 days of paid vacation per full calendar year for non-exempt employees
Flexible vacation time off program for exempt employees
80 hours of sick time off provided on hire date and each January 1st thereafter
Up to 80 hours of unused sick time carried forward
Additional paid time away for critical or emergency family issues
Optional 10 paid volunteer days per full calendar year
Annual bonuses for non-sales roles, subject to Cisco’s policies