Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Cisco

Senior SI Engineer – Cisco Silicon One

Cisco

. Ensure the performance and reliability of high-speed SerDes IP across silicon, package, and board-level analysis .

Posted 11/12/2026full-timeCaesarea • IsraelSeniorWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Expertise in high-speed SerDes IP performance and reliability analysis, with strong capabilities in signal integrity methodology development and co-design processes across silicon, package, and PCB. Proficient in using advanced simulation tools for design verification and optimization.

Highest-signal resume keywords
High-Speed SerDes DesignSignal Integrity AnalysisCo-Simulation in HFSSMATLAB ProficiencyPython Programming

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
High-Speed SerDes DesignSignal Integrity Methodology DevelopmentDesign VerificationCo-SimulationFeasibility StudiesDebuggingValidation
Soft Skills
Analytical SkillsProblem-Solving Skills
Tools & Technologies
HFSSMATLABPythonADSHSpice
Industry Keywords
Electrical EngineeringElectromagneticsPhysicsNetworking TechnologiesHigh-Speed Connectivity Solutions

Tech Stack

Tools & technologies
Python

About the role

Key responsibilities & impact
  • Ensure the performance and reliability of high-speed SerDes IP across silicon, package, and board-level analysis
  • Collaborate with analog design, silicon integration, PCB and package design, and mechanical engineering teams
  • Provide implementation guidelines and feedback to silicon, package, board, and system design teams
  • Design and simulate high-speed SerDes signals
  • Perform co-simulation of package and PCB in HFSS
  • Conduct feasibility studies, design verification, and sign-off processes, including lab correlation
  • Work with backend, package, and board design teams on bump-out and ball-out optimization
  • Drive chip-package-PCB co-design of SerDes at 112Gbps and beyond

Requirements

What you’ll need
  • M.Sc. or Ph.D. in Electrical Engineering, Electromagnetics, Physics, or a relevant related field
  • 5+ years of relevant industry experience
  • Experience in SI methodology development and full-system signal integrity analysis from die to package to PCB
  • Experience with tools such as HFSS, MATLAB, Python, ADS, and HSpice (preferred)
  • Familiarity with networking technologies and high-speed connectivity solutions (preferred)
  • Strong analytical and problem-solving skills with a hands-on approach to debugging and validation (preferred)

Benefits

Comp & perks
  • Hybrid work arrangement
  • Opportunities to grow and build at Cisco
  • Collaboration with a worldwide network of experts