FPGA Design Engineer

Hewlett Packard Enterprise

. Develop RTL for Xilinx (AMD) FPGA and/or Lattice CPLD designs .

Posted 10/21/2026full-timeUnited StatesMid-LevelSenior💰 $74,000 - $170,300 per yearWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in developing RTL for Xilinx FPGA and Lattice CPLD designs, with a strong background in simulation, design, and synthesis using Verilog. Proficient in collaborating with cross-functional teams to ensure successful hardware design and debugging.

Highest-signal resume keywords

RTL Development For FPGAsVerilog RTL Simulation And SynthesisExperience With BMC Controllers And Management InterfacesAbility To Read Complex Digital Board SchematicsCollaboration With Cross-Functional Engineering Teams

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

RTL DevelopmentVerilogFPGA DesignASIC DesignDigital Board Schematic ReadingDebuggingSimulationSynthesisTiming ValidationIP Creation

Soft Skills

Excellent Written CommunicationExcellent Verbal CommunicationIndependent WorkTeam CollaborationProblem-Solving

Tools & Technologies

Xilinx Spartan 6Xilinx Spartan 7Xilinx Artix 7Lab EquipmentOscilloscopesAnalyzers

Certifications & Qualifications

Bachelor's Degree In Electrical EngineeringMaster's Degree In Electrical Engineering

Industry Keywords

FPGACPLDBMC ControllersI2CSMBUSJTAGSPIPCIeEthernetServer-Grade Processors

Tech Stack

Tools & technologies

Assembly

About the role

Key responsibilities & impact

Develop RTL for Xilinx (AMD) FPGA and/or Lattice CPLD designs
Select appropriate parts based on cost, complexity, longevity, expandability, and other criteria
Design hardware controls and sequence power, control, and monitoring LSI and ASIC devices within compute, switch, or storage board designs
Perform simulation, design, synthesis, and timing validation in Verilog RTL
Create IP for interface controllers and required functionality
Conduct design reviews with design and operations teams and contribute to schematic design reviews
Generate programming models and work with firmware engineers on driver development
Work closely with board engineers on printed circuit assembly bring-up and testing
Lead or support debugging of development and field issues and document investigation, resolution, and closure
Work with HPE partners and vendors to define requirements and support co-development or debugging
Work with FPGA vendors on roadmaps and new IP developments

Requirements

What you’ll need

Bachelor's or Master's degree in Electrical Engineering
4 or more years of experience writing RTL for FPGAs for complex compute boards and/or ASIC designs
Experience with BMC controllers and management interfaces using I2C, SMBUS, JTAG, SPI, LPC, Wishbone, eSPI, PCIe, Ethernet, and related protocols is desired
Knowledge of server-grade x86, ARM, and/or GPU processors is desired
Experience with Xilinx Spartan 6, Spartan 7, and Artix 7 families is desired
Ability to read and understand complex digital board schematics is required
Ability to work independently and within design teams on multiple projects
Ability to use lab equipment, oscilloscopes, and analyzers to debug complex problems
Ability to work successfully with engineers across all geographies to meet design requirements and schedules
Excellent written and verbal communication skills
Some travel may be required

Benefits

Comp & perks

Comprehensive benefits supporting physical, financial, and emotional wellbeing
Personal and professional development programs
Flexible work arrangements to manage work and personal needs
Inclusive workplace and accessibility accommodations
Employee benefits information provided for US employees