Digital IC Design Intern, MS

Marvell Technology

. Work on real digital chip design and implementation efforts .

Posted 9/21/2026internshipUnited StatesEntry Level💰 $35 - $70 per hourWebsite

Core Competencies

Role fit

Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates expertise in RTL design and verification, with proficiency in digital design specifications and high-speed connectivity devices. Capable of conducting synthesis, static timing analysis, and debugging design issues while collaborating effectively with cross-functional teams.

Highest-signal resume keywords

RTL DesignStatic Timing AnalysisVerilogPython ProgrammingSynopsys (Primetime)

ATS Keywords

Tailor your resume

Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills

Digital DesignCircuit DesignDigital Logic DesignVLSISoC/ASIC DesignDigital Signal Processing (DSP)Timing SignoffPower AnalysisDebuggingDesign Verification

Soft Skills

Problem-SolvingCommunication

Tools & Technologies

Cadence (Virtuoso and Spectre X)Mentor Graphics

Industry Keywords

High-Performance DesignChip ArchitectureEmerging MethodologiesData InfrastructureExport-Controlled Information

Tech Stack

Tools & technologies

PerlPython

About the role

Key responsibilities & impact

Work on real digital chip design and implementation efforts
Develop and verify high-performance RTL design blocks
Apply digital design specifications for high-speed connectivity devices and next-generation chips
Conduct synthesis, static timing analysis, timing signoff, and power analysis
Debug design issues and ensure functional correctness
Investigate and execute new design techniques and flows
Explore emerging methodologies to improve design quality, efficiency, and productivity
Collaborate with chip architecture, design verification, and physical design teams
Solve complex problems and contribute to products enabling data infrastructure

Requirements

What you’ll need

Currently enrolled in a Master’s Degree in Electrical Engineering, Computer Engineering, or a related field
Expected graduation date between Fall 2027 – Summer 2028
Completed courses focusing on circuit design, circuit theory, digital logic design, static timing analysis, computer architecture, Verilog, VLSI, digital signal processing (DSP), SoC/ASIC design, or electronics
Proficiency in programming and scripting languages such as Python, Perl, and Tcl
Experience using Synopsys (Primetime), Cadence (Virtuoso and Spectre X), and Mentor
Hands-on experience with RTL design and understanding of its integration into the overall ASIC design flow
Strong analysis, problem-solving, and communication skills
Applicants must be eligible to access export-controlled information under applicable U.S. law; some applicants may be subject to an export license review process

Benefits

Comp & perks

Medical, dental, and vision coverage
Perks and discounts
Robust mental health resources
Paid holidays
Additional compensation may be available for intern PhD candidates