Apply

Ready to go for it?

AI Apply speeds things up—apply directly if you prefer.

FREE ACCESS
5,000–10,000 jobs/day
Scoutfield Logo

See all jobs on Scoutfield

Search thousands of fresh jobs every day.

Discover
  • Fresh listings
  • Fast filters
  • No subscription required
Create a free account and start exploring right away.
Normal Computing

TPM Lead

Normal Computing

. Break down company objectives into actionable milestones across the engineering organization .

Posted 10/22/2026full-timeMountain View • California • United StatesSeniorWebsite

Core Competencies

Role fit
Core Competencies

Use this summary to align your resume positioning with the role.

Demonstrates extensive experience in semiconductor development and program management, with a strong focus on managing complex ASIC or SoC architectures and coordinating internationally distributed engineering teams. Proficient in navigating the silicon life-cycle and utilizing program management tools to ensure timely project delivery.

Highest-signal resume keywords
10+ Years In Semiconductor Development3+ Years As A TPM Or Program LeadExperience With Silicon Life-CycleProficiency With Program Management ToolsExcellent Communication And Stakeholder Management Skills

ATS Keywords

Tailor your resume
Applicant Tracking System Keywords

Tip: use these terms in your resume and cover letter to boost ATS matches.

Hard Skills
Silicon DevelopmentASIC ArchitectureSoC ArchitectureRTL GenerationVerificationTapeoutPost-Silicon ValidationRisk MitigationMetrics DefinitionDashboard Creation
Soft Skills
Excellent CommunicationStakeholder ManagementInfluencing Without AuthorityProblem SolvingTeam Coordination
Tools & Technologies
JiraAsanaLinear
Industry Keywords
Silicon Life-CycleChiplets3D PackagingHeterogeneous SystemsAI InferenceSilicon FoundriesTier II VendorsOSAT VendorsSilicon Startup

About the role

Key responsibilities & impact
  • Break down company objectives into actionable milestones across the engineering organization
  • Own the schedule across the silicon development cycle, including architecture, micro-architecture, RTL generation, verification, logic synthesis, design for test, physical design, physical verification, tapeout, packaging, post-silicon testing, bring-up and post-silicon validation
  • Coordinate engineering efforts across teams in Mountain View, New York, London, Zurich and Copenhagen
  • Define metrics, create dashboards and other mechanisms to surface information and track progress
  • Identify and mitigate risks to delivery schedules and quality
  • Synthesize complex technical status, trade-offs and risks into clear updates for executive leadership
  • Help resolve issues across teams to ensure projects ship on time

Requirements

What you’ll need
  • 10+ years in semiconductor development, including 3+ years as a TPM or program lead on complex ASIC or SoC architectures
  • Excellent communication and stakeholder management skills; ability to influence without authority
  • Experience in companies with complex software/hardware integration
  • Proven track record managing internationally distributed engineering teams
  • Proficiency with program management tools such as Jira, Asana or Linear
  • Experience with every element of the silicon life-cycle from architecture and RTL generation to verification, tapeout, bring-up and post-silicon validation
  • Ability to think out-of-the-box to find solutions
  • Familiarity with chiplets and 3D packaging
  • Familiarity with heterogeneous systems used for AI inference
  • Experience working with external silicon foundries, Tier II vendors and OSAT vendors
  • Experience working at a silicon startup