Hardware Engineer, Analog
Normal Computing
Posted: 10/21/2026
Principal Hardware Engineer – 3rd Party IP Engineer
Marvell Technology
Posted: 10/21/2026
Software & Hardware Test Engineer, Flexible Seniority
Honeywell Aerospace Technologies
Posted: 10/21/2026
Senior Firmware Engineer
ESA - Electronic Security Association
Posted: 10/21/2026CloudIoTPythonRTOSSubversionC++
Hardware Engineer, RTL Lead
Normal Computing
Posted: 10/21/2026
Wireless Hardware Engineer Intern
Skydio
Posted: 10/20/2026CloudPython
Senior Avionics Hardware Engineer
BLUE ORIGIN
Posted: 10/20/2026Lead Hardware Engineer
Honeywell Aerospace Technologies
Posted: 10/20/2026
Head of Hardware Engineering
Revalia Bio
Posted: 10/20/2026Assembly
Systems Engineer – Embedded Computing Systems
Apogee Engineering, LLC
Posted: 10/19/2026Electrical Engineer – Embedded Systems
Apogee Engineering, LLC
Posted: 10/19/2026
Senior Principal Robotics Hardware Architect
Analog Devices
Posted: 10/19/2026
Hardware Engineer
Cisco
Posted: 10/17/2026BootstrapLinuxPython
Hardware Development Engineer – Fuel Injector Test Benches
General Motors
Posted: 10/16/2026Python
Distinguished Hardware Engineer
Cisco
Posted: 10/16/2026
AI Hardware Architect
NVIDIA
Posted: 10/16/2026
Design Engineer, PCB, DFM
Creation Technologies
Posted: 10/15/2026Assembly
Staff/Senior Firmware Engineer
Samsara
Posted: 10/15/2026CloudFlashIoTRTOS
GN&C Hardware Engineer II
BLUE ORIGIN
Posted: 10/15/2026
Hardware Engineer
Ralliant
Posted: 10/15/2026Hardware Engineer, Analog
Normal ComputingCore Competencies
Role fitCore Competencies
Use this summary to align your resume positioning with the role.
Expertise in analog circuit design and development, including the creation of analog IP and memory technologies such as SRAM and DRAM. Proficient in the Cadence flow and capable of leading the full analog development cycle from design to silicon bring-up.
Highest-signal resume keywords
Analog IP DevelopmentCadence Flow ProficiencyMemory Technology ExpertiseCustom Bitcell DesignAnalog Design-Flow Methodology
About the role
Key responsibilities & impact- Build core mixed-signal technology for Normal Computing's unconventional computing architecture
- Design analog circuits, including library cells and macros
- Collaborate with silicon architecture, digital, and layout teams
- Own end-to-end analog development from clean-sheet circuit design through parasitic extraction and silicon bring-up
- Lead analog design-flow methodology and the full analog development cycle, including research and exploratory design
- Develop or acquire analog IP for use in Normal Silicon
- Acquire or help direct analog EDA tool development
- Evaluate memory designs, including SRAM, DRAM, and compute-in-memory architectures
Requirements
What you’ll need- Experience developing analog IP from specification to GDSII in modern technologies, including tapeout and silicon bring-up
- Experience with memory technologies such as SRAM and DRAM at the core level, including bitcell arrays and peripheral circuits
- Experience designing and characterizing custom bitcells in schematic and layout
- Fluency in the Cadence flow: Virtuoso, Spectre, Assembler, Extraction, Layout, HSMC, and Characterization
- Deep understanding of noise and variation and their impacts on silicon performance and reliability
Benefits
Comp & perks- Competitive and equitable compensation
- Performance-based incentives
- Various benefits designed to support employee well-being and professional growth
- Reasonable disability accommodations
ATS Keywords
✓ Tailor your resumeApplicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills
Analog Circuit DesignLibrary Cells DesignParasitic ExtractionSilicon Bring-UpBitcell Array DesignPeripheral Circuit DesignNoise and Variation AnalysisCharacterizationExploratory DesignEnd-to-End Development
Soft Skills
CollaborationLeadership
Tools & Technologies
Cadence VirtuosoCadence SpectreCadence AssemblerCadence ExtractionCadence LayoutHSMC
Industry Keywords
Mixed-Signal TechnologySilicon ArchitectureCompute-in-Memory ArchitecturesTapeout