Senior ASIC RTL Engineer
Cisco
Posted: 10/19/2026
Project Engineer, Diver
Marine Solutions, Inc.
Posted: 10/19/2026
Virtualization Engineer
Bright Vision Technologies
Posted: 10/19/2026CloudKubernetesVMware
Associate Substation Engineer
E2 Consulting Engineers, Inc.
Posted: 10/19/2026
Refrigeration Engineer
New York University Tisch School of the Arts
Posted: 10/19/2026Refrigeration Engineer
New York University Tisch School of the Arts
Posted: 10/19/2026
Industrial Wastewater Process Engineer
Arcadis
Posted: 10/19/2026
RF Engineer
Mission Technologies, a division of HII
Posted: 10/19/2026Flux
Network Firewall Engineer
Booz Allen Hamilton
Posted: 10/19/2026CloudCyber SecurityFirewallsLinuxTypeScript
Global Automation Project Engineer
CHEP
Posted: 10/19/2026IoTPMP
Staff Attack Engineer, External
Horizon3.ai
Posted: 10/19/2026AWSCloudDNSPython
Senior Attack Engineer, External
Horizon3.ai
Posted: 10/19/2026AWSCloudDNSPython
Activation Engineer
Stedi
Posted: 10/19/2026
Process Modeling Engineer
Zero Carbon Systems
Posted: 10/19/2026PythonVBA
Observability Forward Deployed Engineer
Truist
Posted: 10/19/2026CloudGrafanaJavaKubernetesMicroservicesPythonSplunkGo.NET
Process Optimization Engineer – On-site
Truist
Posted: 10/19/2026ITSMServiceNow
Preconstruction Engineer
FTI
Posted: 10/19/2026
Unified Collaboration Engineer
Verizon
Posted: 10/19/2026UnityVoIP
Tier II Engineer
On Call Compliance Solutions
Posted: 10/19/2026AzureCyber SecurityDNSFirewallsTCP/IPWordPress
Senior Commodity Engineer – Raw Materials
BLUE ORIGIN
Posted: 10/19/2026Unified Collaboration Engineer
Verizon
Posted: 10/19/2026UnityVoIP
Core Competencies
Role fitCore Competencies
Use this summary to align your resume positioning with the role.
Demonstrates expertise in Verilog/SystemVerilog coding and a deep understanding of chip architecture, ensuring high-quality Design for Test (DFT) RTL and robust silicon solutions. Proficient in collaborating with cross-functional teams to align with industry-standard protocols and optimize power performance.
Highest-signal resume keywords
Verilog/SystemVerilog CodingDesign For Test (DFT)Front-End Tools ExperienceIndustry-Standard Interface ProtocolsPost-Silicon Debug
About the role
Key responsibilities & impact- Collaborate closely with front-end RTL and backend physical design teams
- Develop a deep understanding of chip architecture
- Drive high-quality Design for Test (DFT) RTL
- Ensure robust and reliable silicon solutions meeting Cisco standards for performance and innovation
- Contribute to advanced networking silicon aligned with Cisco Silicon One's scalable and flexible architecture
Requirements
What you’ll need- Bachelor's or Master's Degree in Electrical or Computer Engineering required
- At least 7 years of experience
- Prior experience in Verilog/SystemVerilog coding
- Prior experience with front-end tools, including Verilog simulators, linting, CDC checkers, synthesis, and formal verification
- Prior experience with industry-standard interface protocols such as AMBA (AXI, APB, AHB), JTAG, and memories
- Experience with power optimization techniques, power intent (UPF), and power estimation preferred
- Prior experience with DFT/MBIST is a plus
- Prior experience with post-silicon debug preferred
Benefits
Comp & perks- Medical, dental and vision insurance
- 401(k) plan with a Cisco matching contribution
- Paid parental leave
- Short- and long-term disability coverage
- Basic life insurance
- Cisco restricted stock unit grants may be available, subject to eligibility and continued employment
- 10 paid holidays per full calendar year
- 1 floating holiday for non-exempt employees
- Paid employee birthday day off
- Paid year-end holiday shutdown
- 4 paid personal wellness days
- 16 days of paid vacation per full calendar year for non-exempt employees
- Flexible vacation time off program with no defined limit for eligible exempt employees
- 80 hours of sick time off provided on hire date and each January 1st thereafter
- Up to 80 hours of unused sick time carried forward
- Additional paid time away for critical or emergency family issues
- Optional 10 paid volunteer days per full calendar year
- Annual bonuses for non-sales roles, subject to Cisco policies
- Performance-based incentive pay for sales-plan employees
ATS Keywords
✓ Tailor your resumeApplicant Tracking System Keywords
Tip: use these terms in your resume and cover letter to boost ATS matches.
Hard Skills
Verilog CodingSystemVerilog CodingDesign For Test (DFT)Power Optimization TechniquesPower Intent (UPF)Power EstimationPost-Silicon DebugFormal VerificationSynthesisLinting
Soft Skills
CollaborationCommunication
Tools & Technologies
Verilog SimulatorsCDC CheckersJTAGAMBA (AXI, APB, AHB)
Certifications & Qualifications
Bachelor's Degree in Electrical EngineeringMaster's Degree in Computer Engineering
Industry Keywords
Chip ArchitectureSilicon SolutionsNetworking SiliconCisco Standards